dc.contributor.author | Fatemi, Mohammad Reza Hosseiny | en_US |
dc.contributor.author | Ateş, Hasan Fehmi | en_US |
dc.contributor.author | Salleh, Rosli Bin | en_US |
dc.date.accessioned | 2019-08-31T12:10:23Z | |
dc.date.accessioned | 2019-08-05T16:03:05Z | |
dc.date.available | 2019-08-31T12:10:23Z | |
dc.date.available | 2019-08-05T16:03:05Z | |
dc.date.issued | 2008 | |
dc.identifier.citation | Fatemi, M. R. H., Ateş, H. F. & Salleh, R. (2008). A cost-efficient bit-serial architecture for sub-pixel motion estimation of H.264/AVC. Paper presented at the 818-821. doi:10.1109/IIH-MSP.2008.280 | en_US |
dc.identifier.isbn | 9780769532783 | |
dc.identifier.other | WOS:000258990400184 | |
dc.identifier.uri | https://hdl.handle.net/11729/1803 | |
dc.identifier.uri | https://dx.doi.org/10.1109/IIH-MSP.2008.280 | |
dc.description.abstract | This paper presents a new VLSI architecture for sub-pixel motion estimation in H.264/AVC encoder. It is based on an interpolation free algorithm that causes a high level reduction on memory requirement, hardware resources and computational complexity. A high performance, bit-serial pipeline architecture is proposed for quarter pixel accurate motion estimation which supports real-time H.264 encoding. Due to the bit-serial, modular and reusable architecture, it provides significant improvement in area cost (at least 390) and increases the macroblock processing speed almost 6 times when compared with the previous designs. The proposed architecture is suitable for portable multimedia devices where the memory and power consumption are limited. | en_US |
dc.language.iso | eng | en_US |
dc.publisher | IEEE Computer Soc | en_US |
dc.relation.isversionof | 10.1109/IIH-MSP.2008.280 | |
dc.rights | info:eu-repo/semantics/closedAccess | en_US |
dc.subject | Architecture | en_US |
dc.subject | Area costs | en_US |
dc.subject | Bit-serial architecture | en_US |
dc.subject | Bit-serial pipeline architecture | en_US |
dc.subject | Calculators | en_US |
dc.subject | Computational complexity | en_US |
dc.subject | Computer architecture | en_US |
dc.subject | Copying | en_US |
dc.subject | Data storage equipment | en_US |
dc.subject | Diamond search | en_US |
dc.subject | Efficient | en_US |
dc.subject | Encoding | en_US |
dc.subject | Equations | en_US |
dc.subject | H.264/AVC | en_US |
dc.subject | H.264/AVC encoder | en_US |
dc.subject | Hardware resources | en_US |
dc.subject | High-performance | en_US |
dc.subject | Image coding | en_US |
dc.subject | Image resolution | en_US |
dc.subject | Macroblock processing | en_US |
dc.subject | Mathematical model | en_US |
dc.subject | Memory requirement | en_US |
dc.subject | Memory requirements | en_US |
dc.subject | Modular | en_US |
dc.subject | Motion estimation | en_US |
dc.subject | Motion Picture Experts Group standards | en_US |
dc.subject | Multimedia devices | en_US |
dc.subject | Pipeline architectures | en_US |
dc.subject | Pipelines | en_US |
dc.subject | Pixel | en_US |
dc.subject | Pixels | en_US |
dc.subject | Portable multimedia devices | en_US |
dc.subject | Power consumption | en_US |
dc.subject | Power consumptions | en_US |
dc.subject | Proposed architectures | en_US |
dc.subject | Reusable architectures | en_US |
dc.subject | Serial architectures | en_US |
dc.subject | Signal processing | en_US |
dc.subject | Subpixel motion estimation | en_US |
dc.subject | Sub-pixel motion estimation | en_US |
dc.subject | Video coding | en_US |
dc.subject | Video compression | en_US |
dc.subject | VLSI | en_US |
dc.subject | VLSI architecture | en_US |
dc.subject | Vlsi architectures | en_US |
dc.title | A cost-efficient bit-serial architecture for sub-pixel motion estimation of H.264/AVC | en_US |
dc.type | conferenceObject | en_US |
dc.description.version | Publisher's Version | en_US |
dc.relation.journal | 2008 Fourth International Conference On Intelligent Information Hiding And Multimedia Signal Processing, Proceedings | en_US |
dc.contributor.department | Işık Üniversitesi, Mühendislik Fakültesi, Elektrik-Elektronik Mühendisliği Bölümü | en_US |
dc.contributor.department | Işık University, Faculty of Engineering, Department of Electrical-Electronics Engineering | en_US |
dc.contributor.authorID | 0000-0002-6842-1528 | |
dc.identifier.startpage | 818 | |
dc.identifier.endpage | 821 | |
dc.peerreviewed | Yes | en_US |
dc.publicationstatus | Published | en_US |
dc.relation.publicationcategory | Konferans Öğesi - Uluslararası - Kurum Öğretim Elemanı | en_US |
dc.contributor.institutionauthor | Ateş, Hasan Fehmi | en_US |