An algorithm and its architecture for half-pixel variable block size motion estimation
MetadataShow full item record
CitationFatemi, M. R. H., Salleh, R. & Ateş, H. F. (2007). An algorithm and its architecture for half-pixel variable block size motion estimation. Paper presented at the 682-685. doi:10.1109/ICTMICC.2007.4448573
This paper presents an accurate half-pixel variable block size motion estimation algorithm and its hardware architecture. The proposed algorithm does not require interpolation of the reference frame pixels and has near performance to the conventional interpolation-search methods. These simplifications cause high level reduction in computational time and gate count without the need for internal or external half-pixel accuracy search memory. A simple, low latency, high throughput and fully utilized pipelined architecture of proposed algorithm is implemented in VHDL The proposed hardware architecture uses shift registers for multiplication and pipelining technique and can support half-pixel accuracy variable block size motion estimation for the real time HDTV format (1920 x1280 resolution and 30 Frames/sec).
SourceICT-MICC: 2007 IEEE International Conference on Telecommunications and Malaysia International Conference on Communications, Vols 1 And 2, Proceedings
Showing items related by title, author, creator and subject.
This paper presents a new VLSI architecture for sub-pixel motion estimation in H.264/AVC encoder. It is based on an interpolation free algorithm that causes a high level reduction on memory requirement, hardware resources ...
A bit-serial sum of absolute difference accelerator for variable block size motion estimation of H.264 Bit-serial architectures offer a number of attractive features over their bit-parallel counterparts such as smaller area cost, lower density interconnection, a reduced number of pins, higher clock frequency, simpler routing ...
Variable block-size motion estimation (VBSME) process occupies a major part of computation of an H.264 encoder, which is usually accelerated by bit-parallel hardware architectures with large I/O bit width to meet real-time ...