• Türkçe
    • English
  • English 
    • Türkçe
    • English
  • Login
View Item 
  •   DSpace@Işık
  • 1- Fakülteler | Faculties
  • Mühendislik Fakültesi / Faculty of Engineering
  • Elektrik-Elektronik Mühendisliği Bölümü / Department of Electrical-Electronics Engineering
  • MF - Makale Koleksiyonu | Elektrik-Elektronik Mühendisliği Bölümü / Department of Electrical-Electronics Engineering
  • View Item
  •   DSpace@Işık
  • 1- Fakülteler | Faculties
  • Mühendislik Fakültesi / Faculty of Engineering
  • Elektrik-Elektronik Mühendisliği Bölümü / Department of Electrical-Electronics Engineering
  • MF - Makale Koleksiyonu | Elektrik-Elektronik Mühendisliği Bölümü / Department of Electrical-Electronics Engineering
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Fast algorithm analysis and bit-serial architecture design for sub-pixel motion estimation in H.264

Thumbnail

View/Open

Publisher's Version (563.6Kb)

Date

2010-12

Author

Fatemi, Mohammad Reza Hosseiny
Ateş, Hasan Fehmi
Salleh, Rosli Bin

Metadata

Show full item record

Citation

Fatemi, M. R. H., Ateş, H. F. & Salleh, R. B. (2010). Fast algorithm analysis and bit-serial architecture design for sub-pixel motion estimation in H.264. Journal of Circuits, Systems, and Computers, 19(8), 1665-1687. doi:10.1142/S0218126610006980

Abstract

The sub-pixel motion estimation (SME), together with the interpolation of reference frames, is a computationally extensive part of the H.264 encoder that increases the memory requirement 16-times for each reference frame. Due to the huge computational complexity and memory requirement of the H.264 SME, its hardware architecture design is an important issue especially in high resolution or low power applications. To solve the above difficulties, we propose several optimization techniques in both algorithm and architecture levels. In the algorithm level, we propose a parabolic based algorithm for SME with quarter-pixel accuracy which reduces the computational budget by 94.35% and the memory access requirement by 98.5% in comparison to the standard interpolate and search method. In addition, a fast version of the proposed algorithm is presented that reduces the computational budget 46.28% further while maintaining the video quality. In the architecture level, we propose a novel bit-serial architecture for our algorithm. Due to advantages of the bit-serial architecture, it has a low gate count, high speed operation frequency, low density interconnection, and a reduced number of I/O pins. Also, several optimization techniques including the sum of absolute differences truncation, source sharing exploiting and power saving techniques are applied to the proposed architecture which reduce power consumption and area. Our design can save between 57.71-90.01% of area cost and improves the macroblock (MB) processing speed between 1.7-8.44 times when compared to previous designs. Implementation results show that our design can support real time HD1080 format with 20.3 k gate counts at the operation frequency of 144.9 MHz.

Source

Journal of Circuits, Systems, and Computers

Volume

19

Issue

8

URI

https://hdl.handle.net/11729/356
http://dx.doi.org/10.1142/S0218126610006980

Collections

  • MF - Makale Koleksiyonu | Elektrik-Elektronik Mühendisliği Bölümü / Department of Electrical-Electronics Engineering [181]
  • Scopus İndeksli Makale Koleksiyonu [916]
  • WoS İndeksli Makale Koleksiyonu [933]



DSpace software copyright © 2002-2015  DuraSpace
Contact Us | Send Feedback
Theme by 
@mire NV
 

 




| Policy | Guide | Contact |

DSpace@Işık

by OpenAIRE
Advanced Search

sherpa/romeo

Browse

All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsTypeLanguageDepartmentCategoryPublisherAccess TypeIşık AuthorCitationThis CollectionBy Issue DateAuthorsTitlesSubjectsTypeLanguageDepartmentCategoryPublisherAccess TypeIşık AuthorCitation

My Account

LoginRegister

Statistics

View Google Analytics Statistics

DSpace software copyright © 2002-2015  DuraSpace
Contact Us | Send Feedback
Theme by 
@mire NV
 

 


|| Policy || Guide || Library || Işık University || OAI-PMH ||

Işık University Library, Şile, İstanbul, Turkey
If you find any errors in content please report us

Creative Commons License
Işık University Institutional Repository is licensed under a Creative Commons Attribution-NonCommercial-NoDerivs 4.0 Unported License..

DSpace@Işık:


DSpace 6.2

tarafından İdeal DSpace hizmetleri çerçevesinde özelleştirilerek kurulmuştur.