• Türkçe
    • English
  • Türkçe 
    • Türkçe
    • English
  • Giriş
Öğe Göster 
  •   DSpace@Işık
  • 1- Fakülteler | Faculties
  • Mühendislik Fakültesi / Faculty of Engineering
  • Elektrik-Elektronik Mühendisliği Bölümü / Department of Electrical-Electronics Engineering
  • MF - Makale Koleksiyonu | Elektrik-Elektronik Mühendisliği Bölümü / Department of Electrical-Electronics Engineering
  • Öğe Göster
  •   DSpace@Işık
  • 1- Fakülteler | Faculties
  • Mühendislik Fakültesi / Faculty of Engineering
  • Elektrik-Elektronik Mühendisliği Bölümü / Department of Electrical-Electronics Engineering
  • MF - Makale Koleksiyonu | Elektrik-Elektronik Mühendisliği Bölümü / Department of Electrical-Electronics Engineering
  • Öğe Göster
JavaScript is disabled for your browser. Some features of this site may not work without it.

Analysis and design of low-cost bit-serial architectures for motion estimation in H.264/AVC

Thumbnail

Göster/Aç

Publisher's Version (517.9Kb)

Tarih

2013-05

Yazar

Fatemi, Mohammad Reza Hosseiny
Ateş, Hasan Fehmi
Salleh, Rosli Bin

Üst veri

Tüm öğe kaydını göster

Künye

Fatemi, M. R. H., Ateş, H. F. & Salleh, R. B. (2013). Analysis and design of low-cost bit-serial architectures for motion estimation in H.264/AVC. Journal of Signal Processing Systems, 71(2), 111-121. doi:10.1007/s11265-012-0686-2

Özet

Variable block-size motion estimation (VBSME) process occupies a major part of computation of an H.264 encoder, which is usually accelerated by bit-parallel hardware architectures with large I/O bit width to meet real-time constrains. However, such kind of architectures increase the area overhead and pin count, and therefore will not be suitable for area-constrained electronic consumer designs such as small portable multimedia devices. This paper addresses this problem by proposing two area efficient least significant bit (LSB) bit-serial architectures with small pin numbers. Both designs take advantage of data reusing technique in different ways for sum of absolute differences (SAD) computation and reading reference pixels, leading to a considerable reduction of memory bandwidth. The first architecture propagates the partial SAD and sum results and broadcasts the reference pixel rows whereas the second design reuse the SAD of small blocks and has a reconfigurable reference buffer leading to a better memory bandwidth when using hardware parallelism. The proposed designs benefit from several optimization techniques including an efficient serial absolute difference architecture, word length reduction by parallelism, bit truncation, mode filtering, and macroblock (MB) level subsampling, which significantly enhance their performances in terms of silicon area, throughput, latency, and power consumption. The first and second designs can support full search VBSME of 720 x 480 video with 30 frames per second (fps), two reference frames, and [-16, 15] search range at a clock frequency of 414 MHz with 29.28 k and 31.5 k gates, respectively.

Kaynak

Journal of Signal Processing Systems

Cilt

71

Sayı

2

Bağlantı

https://hdl.handle.net/11729/491
http://dx.doi.org/10.1007/s11265-012-0686-2

Koleksiyonlar

  • MF - Makale Koleksiyonu | Elektrik-Elektronik Mühendisliği Bölümü / Department of Electrical-Electronics Engineering [181]
  • Scopus İndeksli Makale Koleksiyonu [916]
  • WoS İndeksli Makale Koleksiyonu [933]

İlgili Öğeler

Başlık, yazar, küratör ve konuya göre gösterilen ilgili öğeler.

  • A cost-efficient bit-serial architecture for sub-pixel motion estimation of H.264/AVC 

    Fatemi, Mohammad Reza Hosseiny; Ateş, Hasan Fehmi; Salleh, Rosli Bin (IEEE Computer Soc, 2008)
    This paper presents a new VLSI architecture for sub-pixel motion estimation in H.264/AVC encoder. It is based on an interpolation free algorithm that causes a high level reduction on memory requirement, hardware resources ...
  • A bit-serial sum of absolute difference accelerator for variable block size motion estimation of H.264 

    Fatemi, Mohammad Reza Hosseiny; Ateş, Hasan Fehmi; Salleh, Rosli Bin (IEEE, 2009)
    Bit-serial architectures offer a number of attractive features over their bit-parallel counterparts such as smaller area cost, lower density interconnection, a reduced number of pins, higher clock frequency, simpler routing ...
  • An algorithm and its architecture for half-pixel variable block size motion estimation 

    Fatemi, Mohammad Reza Hosseiny; Salleh, Rosli Bin; Ateş, Hasan Fehmi (IEEE, 2007)
    This paper presents an accurate half-pixel variable block size motion estimation algorithm and its hardware architecture. The proposed algorithm does not require interpolation of the reference frame pixels and has near ...



DSpace software copyright © 2002-2015  DuraSpace
İletişim | Geri Bildirim
Theme by 
@mire NV
 

 




| Politika | Rehber | İletişim |

DSpace@Işık

by OpenAIRE
Gelişmiş Arama

sherpa/romeo

Göz at

Tüm DSpaceBölümler & KoleksiyonlarTarihe GöreYazara GöreBaşlığa GöreKonuya GöreTüre GöreDile GöreBölüme GöreKategoriye GöreYayıncıya GöreErişim ŞekliIşık Yazarına GöreKünyeye GöreBu KoleksiyonTarihe GöreYazara GöreBaşlığa GöreKonuya GöreTüre GöreDile GöreBölüme GöreKategoriye GöreYayıncıya GöreErişim ŞekliIşık Yazarına GöreKünyeye Göre

Hesabım

GirişKayıt

İstatistikler

Google Analitik İstatistiklerini Görüntüle

DSpace software copyright © 2002-2015  DuraSpace
İletişim | Geri Bildirim
Theme by 
@mire NV
 

 


|| Politika || Rehber || Kütüphane || Işık Üniversitesi || OAI-PMH ||

Işık Üniversitesi Kütüphane ve Dokümantasyon Daire Başkanlığı, Şile, İstanbul, Türkiye
İçerikte herhangi bir hata görürseniz lütfen bize bildirin

Creative Commons License
Işık Üniversitesi Institutional Repository is licensed under a Creative Commons Attribution-NonCommercial-NoDerivs 4.0 Unported License..

DSpace@Işık:


DSpace 6.2

tarafından İdeal DSpace hizmetleri çerçevesinde özelleştirilerek kurulmuştur.